



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/683,636

10/10/2003

Nadeem N. Eleyan

004-30059

1191

42714

7590

01/20/2006

ZAGORIN O'BRIEN GRAHAM LLP (004)
7600B NORTH CAPITAL OF TEXAS HIGHWAY
SUITE 350
AUSTIN, TX 78731-1191

EXAMINER

LE, THONG QUOC


ART UNIT

PAPER NUMBER

2827

DATE MAILED: 01/20/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/683,636	Applicant(s) ELEYAN ET AL.	
	Examiner Thong Q. Le	Art Unit 2827	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 21 October 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-22 and 24-42 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-5, 7-16, 18, 20-22 and 24-42 is/are rejected.
- 7) ☒ Claim(s) 6, 17 and 19 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>10/21/2005</u> . | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. Amendment filed on 10/21/2005 has been entered.
2. Claims 1-22,24-42 are presented for examination.

Information Disclosure Statement

3. This office acknowledges receipt of the following items from the Applicant:
Information Disclosure Statement (IDS) filed on 10/21/2005.
4. Information disclosed and list on PTO 1449 was considered.

Response to Arguments

5. Applicant's arguments with respect to claims 1-22,24-42 have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 102

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000.

Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

7. Claims 1-5,7,8-16,18,20-22,24-25,26-40,41-42 are rejected under 35 U.S.C. 102(e) as being anticipated by Hush et al. (U.S. Patent No. 6,888,771).

Regarding claims 1-5, 7, Hush et al. disclose a test block for a memory circuit, wherein the test block is configured to characterize in situ a sensing offset of a sensing circuit including a cross-coupled pair of transistors (Figure 1, 150, Column 4, lines 8-16), and wherein the test block selectively introduces discharge paths into respective halves of a differential circuit sensed by the sensing circuit (Column 4, lines 66-67, Column 5, lines 1-17), and wherein the discharge paths are selectively introduced to characterize a direction of the sensing offset (Column 3, lines 25-42), and wherein the discharge paths are selectively introduced to characterize a magnitude of the sensing offset (Figure 2), and wherein the sensing offset results, at least in part, from an accumulated data-dependent mismatch in characteristics of the cross-coupled transistors (Column 3, lines 54-67), and wherein the sensing offset results, at least in part, from process variations in either the transistors of differential pair circuits to which the transistors are coupled (Figure 1, 150, Column 4, lines 8-16).

Regarding claims 8-16,18,20-22,24-25, Hush et al. disclose an integrated circuit (Figure 1) comprising:

- a first and second plurality of control signal (ROW 1, ROW 2);
- at least a first (Figure 1, 130) and a second discharge path (Figure 1, 140) coupled to at least of respective first and second plurality of ports ((Figure 1), the

effective strengths of the first and second discharge paths determined by respective ones of the first and second plurality of control signals (Column 1, lines 44-65), the first and second discharge paths configurable for characterization of sensing offset associated with a sensing circuit (Figure 1, 150, Column 2, lines 6-25), and wherein the first and the second discharge paths are selectively loaded to vary the strengths of the first and the second discharge paths (Column 1, lines 50-60), and wherein the first and the second discharge paths are selectively enabled, the first and second discharge paths selected from respectively ones of the first and second plurality of discharge paths of varying strengths (Column 4, lines 65-67, Column 5, lines 1-17, Column 5, lines 45-56), and wherein the first and the second plurality of control signals selectively coupled at least respective ones of a first and a second capacitive load to respective ones of the first and second plurality ports (Column 3, lines 14-17, Column 4, lines 9-16), and wherein the first and the second plurality of control signals selectively enable at least one of the first plurality of transistors and at least one of a second plurality of transistors coupled to respective ones of the first and the second plurality of ports (Figure 1, 160, 170), and wherein the first and the second plurality of control signals selectively enable at least one of a first plurality of inverters (106, 114, 104, 108 inverters) and at least one of a second plurality of inverters coupled to respective ones of the first and the second plurality of ports (Figure 1), and a first and a second opposing bitline selectively coupled to the first and second discharge paths (Column 7, lines 35-36), and a control block (Figure 5, 502) for generating the first and second plurality of control signals based at least in part on detection of the sensing offset

Art Unit: 2827

sensed associated with the sensing circuit, wherein the sensing circuit includes a cross-coupled pair of transistors (Figure 1, 150), and wherein the sensing offset results, at least in part, from an accumulated data-dependent mismatch in characteristics of cross-coupled transistors (Column 3, lines 54-60), and wherein the sensing offset results at least in part, from process variations in either the transistor or differential pairs circuits to which the transistors are coupled (Figure 1, 150, Column 3, lines 54-67, column 4, lines 116), and wherein the transistors are PMOS devices (Figure 1, 106, 102), and wherein the characteristic is threshold voltage (ABSTRACT), and wherein the sensing offset involves a monotonic in threshold voltage based on disparate voltage bias histories of the PMOS devices (Column 4, lines 8-16), and embodied in computer readable descriptive form suitable for use in design, test, or fabrication of an integrated circuit (Column 4, lines 13-16), embodied in cache (Figure 5, 505) of a processor integrated circuit (Figure 5).

Regarding claims 26-40, the apparatus discussed above would perform the method claims 26-40.

Regarding claims 41-42, Hush et al. disclose an apparatus (Figure 1) comprising:

Means for detecting in situ a sensing offset in a sensing circuit (Column 2, lines 6-25) that includes a cross-coupled pairs of transistors (Figure 1, 150); and means for characterizing a magnitude of sensing offset (Column 8, lines 1-7), and means for characterizing a direction of the sensing offset (Column 3, lines 25-42, Figure 2).

Allowable Subject Matter

8. Claims 6, 17, 19 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claims 6, 17, 19 include allowable subject matter since the prior art made of record and considered pertinent to the applicant's disclosure does not teach or suggest the claimed limitations. Hush et al. (U.S. Patent No. 6,888,771), and others, does not teach the claimed invention having a control block generates additional control signals, the additional control signals at least partially compensating for the detected sensing offset by selectively exposing one of the transistors to a bias voltage selected to cause a compensating shift in a characteristic of the exposed transistor as claim 17 disclosed, and wherein the sensing offset results, at least in part, from a disparate, negative bias temperature instability induced shift in threshold voltage (V_t) of at least one of the cross-coupled transistors based on disparate voltage bias histories thereof as claims 6, 19 disclosed.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thong Q. Le whose telephone number is 571-272-1783. The examiner can normally be reached on 8:00am-5:00pm M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zarabian Amir can be reached on 571-272-1852. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2827

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

A handwritten signature in black ink, appearing to read 'Thong Q. Le'.

Thong Q. Le
Primary Examiner
Art Unit 2827

1/16/2005